Low Voltage 1.65 V to 3.6 V , Bidirectional
Logic Level Iranslation, Bypass Switch ADG3233*

## FEATURES

Operates from 1.65 V to 3.6 V Supply Rails
Bidirectional Level Translation, Unidirectional Signal Path
8-Lead SOT-23 and MSOP Packages
Bypass or Normal Operation
Short Circuit Protection
APPLICATIONS
JTAG Chain Bypassing
Daisy-Chain Bypassing
Digital Switching

## FUNCTIONAL BLOCK DIAGRAM



## PRODUCT HIGHLIGHTS

1. Bidirectional level translation matches any voltage level from 1.65 V to 3.6 V .
2. The bypass switch offers high performance and is fully guaranteed across the supply range.
3. Short circuit protection.
4. Tiny 8 -lead SOT-23 package, $8.26 \mathrm{~mm} \times 8.26 \mathrm{~mm}$ board area, or 8-lead MSOP.

Table I. Truth Table

| $\overline{\text { EN }}$ | Signal Path | Function |
| :--- | :--- | :--- |
| L | A1 $\rightarrow \mathrm{Y} 2, \mathrm{Y} 1 \rightarrow \mathrm{~V}_{\mathrm{CC}} 1$ | Enable Bypass Mode |
| H | $\mathrm{A} 1 \rightarrow \mathrm{Y} 1, \mathrm{~A} 2 \rightarrow \mathrm{Y} 2$ | Enable Normal Mode |

The bypass switch is packaged in two of the smallest footprints available for its required pin count. The 8 -lead SOT-23 package requires only $8.26 \mathrm{~mm} \times 8.26 \mathrm{~mm}$ board space, while the MSOP package occupies approximately $15 \mathrm{~mm} \times 15 \mathrm{~mm}$ board area.

[^0]REV. 0


| Parameter | Symbol | Conditions | Min $^{\prime 2}$ | Typ $^{2}$ | Max |
| :--- | :--- | :--- | :--- | :--- | :--- |
| UWITCHING CHARACTERISTICS |  |  |  |  |  |

NOTES
${ }^{1}$ Temperature range is as follows: B Version: $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$.
${ }^{2}$ All typical values are at $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{CC} 1}=\mathrm{V}_{\mathrm{CC} 2}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise stated.
${ }^{3} \mathrm{~V}_{\mathrm{IL}}$ and $\mathrm{V}_{\mathrm{IH}}$ levels are specified with respect to $\mathrm{V}_{\mathrm{CC} 1}, \mathrm{~V}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OL}}$ levels for Y 1 are specified with respect to $\mathrm{V}_{\mathrm{CC} 1}$, and $\mathrm{V}_{\mathrm{OH}}$ and $\mathrm{V}_{\mathrm{OL}}$ levels are specified for Y 2 with respect to $\mathrm{V}_{\mathrm{CC} 2}$.
${ }^{4}$ Guaranteed by design, not subject to production test.
${ }^{5}$ See Test Circuits and Waveforms.
Specifications subject to change without notice.

## ADG3233

| ABSOLUTE MAXIMUM RATINGS* |  |
| :---: | :---: |
| ( $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise noted.) |  |
| $\mathrm{V}_{\text {CC }}$ to GND | -0.3 V to +4.6 V |
| Digital Inputs to GND | -0.3 V to +4.6 V |
| A1, $\overline{\mathrm{EN}}$ | -0.3 V to +4.6 V |
| A2 | V to $\mathrm{V}_{\mathrm{CC} 1}+0.3 \mathrm{~V}$ |
| DC Output Current | 25 mA |
| Operating Temperature Range |  |
| Industrial (B Version) | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Junction Temperature | $150^{\circ} \mathrm{C}$ |
| 8-Lead MSOP |  |
| $\theta_{\text {JA }}$ Thermal Impedance | $206^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\theta_{\text {JC }}$ Thermal Impedance | $43^{\circ} \mathrm{C} / \mathrm{W}$ |
| 8-Lead SOT-23 |  |
| $\theta_{\text {JA }}$ Thermal Impedance | $211^{\circ} \mathrm{C} / \mathrm{W}$ |

Lead Temperature, Soldering (10 sec) . . . . . . . . . . . . . $300^{\circ} \mathrm{C}$
IR Reflow, Peak Temperature $(<20 \mathrm{sec})$. . . . . . . . . . $235^{\circ} \mathrm{C}$
*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

## ORDERING GUIDE

| Model | Temperature Range | Package Description | Branding | Package Option |
| :--- | :--- | :--- | :--- | :--- |
| ADG3233BRJ-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SOT-23 | W1B | RJ-8 |
| ADG3233BRJ-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | SOT-23 | W1B | RJ-8 |
| ADG3233BRM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | MSOP | W1B | RM-8 |
| ADG3233BRM-REEL | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | MSOP | WM-8 |  |
| ADG3233BRM-REEL7 | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | MSOP | W1B | RM-8 |

PIN CONFIGURATIONS

## 8-Lead SOT-23 Package (RJ-8)



8-Lead MSOP Package (RM-8)


## PIN FUNCTION DESCRIPTIONS

| Pin |  | Mnemonic | Description |
| :---: | :---: | :---: | :---: |
| RJ-8 | RM-8 |  |  |
| 1 | 8 | $\mathrm{V}_{\mathrm{CC} 1}$ | Supply Voltage 1, can be any supply voltage from 1.65 V to 3.6 V . |
| 8 | 1 | $\mathrm{V}_{\mathrm{CC} 2}$ | Supply Voltage 2, can be any supply voltage from 1.65 V to 3.6 V. |
| 2 | 7 | A1 | Input Referred to $\mathrm{V}_{\mathrm{CC1}}$. |
| 3 | 6 | A2 | Input Referred to $\mathrm{V}_{\mathrm{CC} 2}$. |
| 7 | 2 | Y1 | Output Referred to $\mathrm{V}_{\mathrm{CC} 1}$. |
| 6 | 3 | Y2 | Output Referred to $\mathrm{V}_{\mathrm{CC} 2}$. Voltage levels appearing at Y 2 will be translated from $\mathrm{V}_{\mathrm{CC} 1}$ voltage level to a $\mathrm{V}_{\mathrm{CC} 2}$ voltage level. |
| 4 | 5 | $\overline{\mathrm{EN}}$ | Active Low Device Enable. When low, bypass mode is enabled; when high, the device is in normal mode. |
| 5 | 4 | GND | Device Ground. |

## CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the ADG3233 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.

## Typical Performance Characteristics-ADG3233



TPC 1. $I_{C C 1}$ vs. $V_{C C 1}$


TPC 4. ICC2 vs. Temperature


TPC 7. ICC2 vs. Frequency,
Normal Mode


TPC 2. $I_{C C 2}$ vs. $V_{C C 2}$


TPC 5. ICC1 vs. Frequency, Normal Mode


TPC 8. ICC2 vs. Frequency, Bypass Mode


TPC 3. $I_{C C 1}$ vs. Temperature


TPC 6. ICC1 vs. Frequency, Bypass Mode


TPC 9. Y1 Enable, Disable Time vs. Supply


TPC 10. Y2 Enable, Disable Time vs. Supply


TPC 13. Rise/Fall Time vs. Capacitive Load, A1-Y1, A2-Y2


TPC 16. Rise/Fall Time vs. Capacitive Load, A1-Y2, Bypass Mode


TPC 11. Y1 Enable, Disable Time vs. Temperature


TPC 14. Rise/Fall Time vs. Capacitive Load, A1-Y2, Bypass Mode


TPC 17. Propagation Delay vs. Capacitive Load A1 to Y1


TPC 12. Y2 Enable, Disable Time vs. Temperature


TPC 15. Rise/Fall Time vs. Capacitive Load, A1-Y1, A2-Y2


TPC 18. Propagation Delay
vs. Capacitive Load A2 to Y2


TPC 19. Propagation Delay vs. Capacitive Load A1 to Y2, Bypass Mode


TPC 22. Propagation Delay vs. Temperature, Normal Mode


TPC 25. Bypass Mode, $V_{C C 1}=3.3 \mathrm{~V}$, $V_{C C 2}=1.8 \mathrm{~V}$


TPC 20. Propagation Delay vs. Supply, Normal Mode


TPC 23. Propagation Delay vs. Temperature, Bypass Mode


TPC 26. Normal Mode $V_{C C 1}=1.8 \mathrm{~V}$, $V_{C C 2}=3.3 \mathrm{~V}$


TPC 21. Propagation Delay vs. Supply, Bypass Mode


TPC 24. Normal Mode $V_{C C 1}=3.3 \mathrm{~V}$, $V_{C C 2}=1.8 \mathrm{~V}$


TPC 27. Bypass Mode, $V_{C C 1}=1.8 \mathrm{~V}$, $V_{C C 2}=3.3 \mathrm{~V}$


TPC 28. Y1 and Y2 Source and Sink Current


Figure 1. Propagation Delay


Figure 2. Y1 Enable and Disable Times


Figure 3. Y2 Enable and Disable Times

## DESCRIPTION

The ADG3233 is a bypass switch designed on a submicron process that operates from supplies as low as 1.65 V . The device is guaranteed for operation over the supply range 1.65 V to 3.6 V . It operates from two supply voltages, allowing bidirectional level translation, i.e., it translates low voltages to higher voltages and vice versa. The signal path is unidirectional, meaning data may only flow from A to Y.

## A1 and $\overline{\text { EN }}$ Input

The A 1 and enable $(\overline{\mathrm{EN}})$ inputs have $\mathrm{V}_{\mathrm{IL}} / \mathrm{V}_{\mathrm{IH}}$ logic levels so that the part can accept logic levels of $\mathrm{V}_{\mathrm{OL}} / \mathrm{V}_{\mathrm{OH}}$ from Device 0 or the controlling device independent of the value of the supply being used by the controlling device. These inputs (A1, $\overline{\mathrm{EN}}$ ) are capable of accepting inputs outside the $\mathrm{V}_{\mathrm{CC} 1}$ supply range. For example, the $\mathrm{V}_{\mathrm{CC} 1}$ supply applied to the bypass switch could be 1.8 V while Device 0 could be operating from a 2.5 V or 3.3 V supply
rail, there are no internal diodes to the supply rails, so the device can handle inputs above the supply but inside the absolute maximum ratings.

## Normal Operation

Figure 4 shows the bypass switch being used in normal mode. In this mode, the signal paths are from A1 to Y1 and A2 to Y2. The device will level translate the signal applied to A 1 to a $\mathrm{V}_{\mathrm{CC}}$ logic level (this level translation can be either to a higher or lower supply) and route the signal to the Y1 output, which will have standard $\mathrm{V}_{\mathrm{OL}} / \mathrm{V}_{\mathrm{OH}}$ levels for $\mathrm{V}_{\mathrm{CC} 1}$ supplies. The signal is then passed through Device 1 and back to the A2 input pin of the bypass switch.
The logic level inputs of A 2 are with respect to the $\mathrm{V}_{\mathrm{CC} 1}$ supply. The signal will be level translated from $\mathrm{V}_{\mathrm{CC} 1}$ to $\mathrm{V}_{\mathrm{CC} 2}$ and routed to the Y2 output pin of the bypass switch. Y2 output logic levels are with respect to the $\mathrm{V}_{\mathrm{CC} 2}$ supply.


Figure 4. Bypass Switch in Normal Mode


Figure 5. Bypass Switch in Bypass Mode

## Bypass Operation

Figure 5 illustrates the device as used in bypass operation. The signal path is now from A1 directly to Y2, thus bypassing Device 1 completely. The signal will be level translated to a $\mathrm{V}_{\mathrm{CC} 2}$ logic level and available on Y2, where it may be applied
directly to the input of Device 2. In bypass mode, Y1 is pulled up to $\mathrm{V}_{\mathrm{CC} 1}$.
The three supplies in Figures 4 and 5 may be any combination of supplies, i.e., $\mathrm{V}_{\mathrm{CC} 0}, \mathrm{~V}_{\mathrm{CC} 1}$, and $\mathrm{V}_{\mathrm{CC} 2}$ may be any combination of supplies, for example, $1.8 \mathrm{~V}, 2.5 \mathrm{~V}$, and 3.3 V .

## OUTLINE DIMENSIONS

## 8-Lead Mini Small Outline Package [MSOP] <br> (RM-8)

Dimensions shown in millimeters


8-Lead Small Outline Transistor Package [SOT-23]
(RJ-8)
Dimensions shown in millimeters



[^0]:    *Patent Pending

